The effects of channel engineering on the device performance have been extensively investigated. The Lateral Asymmetric Channel (LAC) MOSFETs show significantly higher Idsal and gms,,,, lower IoD and superior short-channel performance compared with Double-Halo (DH) and conventional MOSFETs by effectively utilizing the velocity overshoot effects. It is demonstrated that the device switching speed of the LAC device at VD~=0.6V is equivalent to that of a conventional device operated at V~~= l . 5 v . Introduction Scaling VDD down to sub-1.0 V is the most effective way to reduce the dynamic power consumption. To maintain high current drive and gate switching speed at low VDD, low VT is vital to maximize the gate overdrive. On the other hand low lot is necessary for small static power [l]. As device dimensions are scaled down to the 0.1 pm regime, velocity overshoot becomes extremely important. Device design that exploits non-equilibrinm transport phenomena is an effective way to enhance the device performance [2]- [4]. In this work, a Lateral Asymmetric Channel (LAC) structure is employed to accelerate the tangential electric field at the source side and consequently achieve very high carrier velocity. LAC profile also results in excellent DIBL and S, yielding a low lof Device Fabrication Both LAC and conventional SO1 CMOS transistors were fabricated on the same wafer to eliminate potential variations arising from processing differences. Bulk CMOS devices were also fabricated in parallel. The thicknesses of the gate oxide, SO1 film, and buried oxide are 3.8nm, 50nm, and 180nm, respectively. Electron beam lithography was used to define the poly fine lines down to 0.08pm. A large angle tilt implant (LATI) was employed to adjnst the V, for both LAC and DH MOSFETs after the poly gate formation while the V, adjushnent of the conventional device was done before the gate oxidation as shown in Fig. 1 . The channel implant conditions are given in Table 1 . All the dopants were activated by a single RTA anneal at 1020°C for 15s. Low thermal budget Ge pre-amorphization Ti silicidation process was employed with a final po of 5 Risq.
Introduction
Scaling VDD down to sub-1.0 V is the most effective way to reduce the dynamic power consumption. To maintain high current drive and gate switching speed at low VDD, low VT is vital to maximize the gate overdrive. On the other hand low lot is necessary for small static power [l] . As device dimensions are scaled down to the 0.1 pm regime, velocity overshoot becomes extremely important. Device design that exploits non-equilibrinm transport phenomena is an effective way to enhance the device performance [2] - [4] . In this work, a Lateral Asymmetric Channel (LAC) structure is employed to accelerate the tangential electric field at the source side and consequently achieve very high carrier velocity. LAC profile also results in excellent DIBL and S, yielding a low lof Device Fabrication Both LAC and conventional SO1 CMOS transistors were fabricated on the same wafer to eliminate potential variations arising from processing differences. Bulk CMOS devices were also fabricated in parallel. The thicknesses of the gate oxide, SO1 film, and buried oxide are 3.8nm, 50nm, and 180nm, respectively. Electron beam lithography was used to define the poly fine lines down to 0.08pm. A large angle tilt implant (LATI) was employed to adjnst the V, for both LAC and DH MOSFETs after the poly gate formation while the V, adjushnent of the conventional device was done before the gate oxidation as shown in Fig. 1 . The channel implant conditions are given in Table 1 . All the dopants were activated by a single RTA anneal at 1020°C for 15s. Low thermal budget Ge pre-amorphization Ti silicidation process was employed with a final po of 5 Risq.
Results and Discussion The carrier transport properties were simulated with an energy balance model for the three channel profiles in Fig. 2 . A much higher electron velocity at the source side in LAC device has been achieved compared with the DH and conventional devices (Fig. 3 ). This high electron velocity is induced by the tangential electric field and its gradient at the sonrce side in the LAC device (inset of Fig. 3 ). This ensures high current drive at low v,,~ Fig. 4 shows the subthreshold characteristics of the three devices. These fully depleted devices on SO1 all have excellent S values less than 70mVidecade. The DH device has the highest DIBL due to its low body doping level as confirmed by device simulations. The VT roll-off of the LAC NMOS and PMOS devices (conventional devices) are less than 60mV (179mV) and 160mV (325mV) down to L, f 0.08 pm (Fig.  5) . The V, roll-off and DIBL are well controlled by the high doping concentration on the source side in the LAC device, which acts as a dopant barrier limiting the penetration of Efield from drain-to-source, The asymmetric nature of the LAC device is clearly seen in Fig. 6 from the experimental VT distributions derived from charge-pumping measurements [5] . Milch smaller DJBL and S of 94mVN and 90mVidecade (1 58 mViV and 100mVidecade for conventional device) are also obtained in a 0.1 lpm LAC device on bulk substrate (Fig. 7) .
The LAC device therefore has a lower lor With thinner gate oxide, both DIBL and S will fnrther improve. The high DIBL seen in the reverse mode operation of the LAC devices requires some special considerations in circuit design.
The LAC device exhibits 15% higher Idsot compared with a conventional device for Lef= 0 . l l p m at 1.5V (Fig. 8) . Fig. 9 shows a significant improvement in g,,,, over the conventional case by using the LAC profile for both NMOS and PMOS on SOL This is attributed to an early velocity overshoot at the source side in the LAC device. The % improvement in Idsal
dramatically increases as VDD is reduced. The LAC device can he considered as a very short, high-V, MOSFET (heavier p-region of the halo profile) in series with a 10w-V~ MOSFET (lightly doped region on the drain side). The LAC device has a Letsimilar to its Lgore when it is off, However, when it is on and at low VDD, the Leg; determined by the high-V,MOSFET, is much shorter compared with DH and conventional devices. The improvement in Idsal and gmsnt is attributed to the much higher drift velocity near the source side in the LAC device.
Using a Figure of Merit (FOM) of Iom/(Cge,exVDD), the device performances of the LAC and conventional devices are compared experimentally for both hulk and SO1 NMOS at fixed V ,~V~~V~V D~V~, , (Fig. 10) . Both LAC bulk and SO1 MOSFETs achieve the same performance at VDD=0.6V as their conventional counterparts operated at 1SV. Excellent short-channel performance also allows the LAC device to have a low VTwhile maintaining low lofl A comparison of the device performance of the three structures with VT of 0.1SV and 0.2SV is made using 2-D device simulations at V c c V D r V D D (Fig. 11) . For the same Vr0.25V, the LA.C device has much better performance compared with DH and conventional devices. Scaling V~f r o m 0.25V to 0.15V further increases the LAC device performance. In the case of interconnect delay, a FOM of lo,,/VDD gives similar conclusions,
Con c Ius i o n
The LAC profile significantly improves device Ion and gate switching speed by effectively utilizing velocity overshoot effects in deep snb-micron MOSFETs. LAC-MOSFETs have also been shown to exhibit superior short-channel performance and subthreshold characteristics for channel lengths down to the 0.lpm regime. These devices are highly snitahle for high speed and low voltageilow power applications. Acknowledgments t t t \-., 
